

1/10




Fig. 1




Fig. 2

2/10




Fig. 3




Fig. 4

3/10




Fig. 5




Fig. 6

4/10




Fig. 7




Fig. 8

5/10




Fig. 9




Fig. 10

6/10




Fig. 11

7/10




Fig. 12




Fig. 13

8/10

Conversion stage	Element	Clock Phase Φ_1	Clock Phase Φ_2
S_i odd i	Current memory means (130)	Sampling	Holding
	Comparator means (140)	Resetting	Quantising
	DAC (150)	OFF	ON
S_i even i	Current memory means (130)	Holding	Sampling
	Comparator means (140)	Quantising	Resetting
	DAC (150)	ON	OFF

Fig. 14

Conversion stage	Element	Clock Phase Φ_1	Clock Phase Φ_2
S_i odd i	Current memory means (130)	Sampling	Holding
	Comparator means (140')	Quantising	Resetting
	DAC (150)	OFF	ON
S_i even i	Current memory means (130)	Holding	Sampling
	Comparator means (140')	Resetting	Quantising
	DAC (150)	ON	OFF

Fig. 15

Conversion stage	Element	Clock Phase Φ_1	Clock Phase Φ_2
S'_i , odd i	Current memory means (130)	Sampling	Holding
	Comparator means (140)	Resetting	Quantising
	DAC (150)	OFF	ON
S'_i , even i	Current memory means (130)	Holding	Sampling
	Comparator means (140)	Quantising	Resetting
	DAC (150)	ON	OFF
S''_i , odd i	Current memory means (130)	Holding	Sampling
	Comparator means (140)	Quantising	Resetting
	DAC (150)	ON	OFF
S''_i , even i	Current memory means (130)	Sampling	Holding
	Comparator means (140)	Resetting	Quantising
	DAC (150)	OFF	ON

Fig. 16

9/10




Fig. 17




Fig. 18

10/10




Fig. 19




Fig. 20